I. INTRODUCTION
Neural networks can be viewed as circuits of highly interconnected parallel processing units called "neurons." The most commonly used models of neurons are linear threshold gates or, when continuityor differentiability is required, elements with a sigmoid input-output function. Because of recent advances in VLSl technology, the neural network has also emerged as a new technology and has found wide application in many areas.
Much of thecurrent research in neural networks is in the area of pattern classification and is concerned with developing efficient "learning" algorithms for adjusting interconnection weights adaptively to perform the desired classification. Heuristics such as the "back propagation algorithm" have obtained surprisingly good empirical results [I] . In this paper, we shall look at another area of application of neural networks. Our model of a neuron i s the linearthresholdgate,and the networkarchitectureconsidered here i s the layered feedforward network. We shall see how common arithmetic functions such as multipli- Manuscript received Nov. 14,1989; revised March 14,1990 . This work was done while K.-Y. Siu was a research student associate at IBM Almaden Research Center and was supported in part by the Joint Services Program at Stanford University (US Army, US Navy, US Air Force) under Contract DAAL03-88-C-0011, and the Department of the Navy (NAVELEX) under Contract N00039-84-C-0211, NASA Headquarters, Center for Aeronautics and Space Information Sciences under Grant NAGW419-S6.
K. cation and sorting can be efficiently computed in a "shallow" neural network. Whereas the interconnection weights are modified adaptively for different inputs in pattern classification and the desired classification is usually only approximated, in our network the weights are fixed for all inputs and the desired function is computed exactly. We shall confine our attention to operations on numbers represented in binary and we assume the inputs are encoded in { + I , -1) instead of {I, 0). Little would change in our analysis if we adopted the conventional {I, 0) encoding since the transformation {+I, -1) + {I, 0) can easily be done by x -+ (x + 1)/2.
The remainder of this paper is divided into seven major sections. In Section 11, we review the classical model of a neuron, indicate the limitation of its capability and address the issues of sensitivity and dynamic range of parameters fromthepractical pointofview. In Section Il1,weintroduce a more practical model of a neuron in which we restrict the weights to be integers and the growth rate of the magnitudes of the weights to be at most polynomial in the size of the inputs. In Section IV, we consider a feedforward network of such neurons and indicate its unrestricted capability to compute any Boolean function. In Section V, we present some known lower-bound results on the classical implementation of arithmetic functions such as multiplication of two n-bit integers to indicate that unbounded delay is required using AND, OR, NOT logic elements. In Section VI, we show that our model of a feedforward neural network is very fast in computing arithmetic functions. In particular, sorting, sum of n n-bit numbers, and multiplication of two n-bit numbers can all be computed by a shallow neural network. The fact that these two functions can be computed in a "constant-depth'' neural network was shown in [2] (see also [3]); however, their construction is not depth-efficient and it is not explicitly stated how many constant layers are needed in each step of their construction. We shall see how the constant can be reduced by a more depth-efficient construction and by using the results in [4].
It has been known [5], [6] that more complicated arithmetic functions such as exponentation and division can be computed in a constant-depth neural network. We shall only review the technique of reducing division to exponentiation and refer interested readers to [5]. In the conclusion, we indicate some possible extension of these results and other directions of research.
II. CLASSICAL MODEL OF A NEURON
The classical model of a neuron [A is a linear threshold device, which computes a linear combination of the inputs, compares the value with a threshold, and outputs + I (or ABooleanfunction thatcan be realized bya neuron iscalled a linear threshold function. However, the class of linear threshold functions only constitutes a vanishingly small subclass of the totality of Boolean functions. In fact, there are 2'" Boolean functions in n variables, but only 2°(n2) are linear threshold functions. On the other hand, since any Boolean function can be implemented by a network of AND, OR, NOT elements, it follows that a network of neurons can implement any Boolean function. Note that we have not yet made any restriction on the size of the network, i.e., the number of elements in the network. In general, an arbitrary Boolean function must require the size of the network to grow exponentially large with the number of input variables. Later on, we shall see that some functions that can be computed by a network with a polynomial number of AND, OR, NOT elements require an unbounded number of delays, whereas only a constant delay is needed if computed by a neural network.
In the definition of the classical model of a neuron, the weights can take on real values. Since we would like to implement a neuron using an analog device, from a practical point of view it is important to see if the assumption 1670 of real valued weights is necessary. In other words, can all linear threshold functions be realized if the weights are of finite precision? Actually, it was known [8] that each of the weights in a linear threshold function of n variables can be assumed to be integersof O(n log n) bits. However, this still allows theweights togrow exponentiallyfast with the number of input variables. In fact, most linear threshold functions have weights that must grow exponentially fast. This fact can also be interpreted as the necessity of high accuracy and high sensitivity of parameters in the actual implementation of a neuron. Motivated by this consideration, in the next section we consider a more practical model of a neuron, in which the weights are restricted to grow only polynomially fast.
MORE PRACTICAL MODEL OF A NEURON
In the following, we consider a restricted class of neurons, which is more practical as a computational model. Each function f ( X ) = sgn (E:=, wi -x, + w,,)computed in this subclass is characterized by the property that the weights wiare integers and bounded bya polynomial in the number of input variables, that is, I wi I 5 n c for some constant c > 0. For conveniLnce, we refer to this restricted model of a neuron as an LTl element. ~ Since the weights in an LT, element are assumed to be polynomially large integers, this means that weonly require O(log n)-bit accuracy in each weight. Thus in actual analog implementation, the device is much less sensitive to small fluctuations of parameters than the classical Eodel. Note that the logic elements AND, OR, NOT are also LT, elements (see Section 11). A natural question to ask is how limited in capability are 8l elements in comparison with the classical model? In [4], it was shown that any classical neuron cAn be simulated by three layers of a polynomial number of LT, elements. In other words, we can trade off exponentially large weights with a polynomial increase in size and a constant increase in delay by a factor of three. Hence any function that can be computed by a network of a polynomial number of classical neurons wi tJ constant delay can also be computed by a network of LT, elements with constant delay and polynomial increase in size. This leads naturally to the consideration of the corn utational capability of a feedforward neural network of 6, elements.
IV. FEEDFORWARD NEURAL NETWORK
A feedforward network is a network of interconnected functional elements E C: { + I , -1) + { + I , -1) with no feedback. More formally, we define a feedforward network to be an acyclic labeled directed graph, with a list of ni, distinguished input nodes with indegree 0 internal nodes with arbitrary indegreewhich compute functional gates E C of the outputs from precedent nodes a list of nout distinguished output nodes.
The depth of a node vis defined to be the length of the longest path (each edge is a unit length) from the input nodes tov.Thedepthofthenetworkisdefined to bethe maximum depth of all output nodes. If we group all gates with the same depth together, we can consider the network to be arranged in layers, where the depth of the network is equal to the number of layers (excluding the input layer) in the network, and gates of the same layer are computed in parallel. Given an assignment of the input nodesfrom domain { + I , -I } n'n, the value of the network at each output node is obtained by evaluation of the gates in increasing depth order. The network therefore defines a mapping from { + I , -1 } nln to { + I , -I } and the depth of the network can be interpreted as the time for its parallel execution of the we introduced a new model of a neuron, called an 3l element, as the basic building block in our neural network. In fact, the main theme of this paper is to see how a shallow neural network of polynomial size can compute common functions such as multiplication and sortingwith small constant delay. who showed that an exponential number of gates i s necessary to implement the parity function in a bounded-depth logic circuit. All these results can be interpreted as proofs that any PLA implementing parity must have an exponential amount of chip area, and thus establishing a basis for the common belief among circuit designers.
Another way of interpreting these results i s that any paritycircuitwhich uses apolynomial amountof chipareamust have unbounded delay. By introducing the notion of constant-depth reduction [2], similar results can be shown for other common functions such as multiplication and division. In fact, currently used multipliers require O(log n) delays for input number of n-bits. The lower-bound results also imply that the minimum possible delay for multipliers of polynomial size is fl(log nllog log n).
We can explain the preceding negative results by the fact that the basic processing logic elements AND, OR, NOT of the circuits are not powerful enough. In practical implementation, these logic elements are built using analog devices; perhaps we can build a more powerful gate out of analog devices to increase the computational power of the circuit? In Section Ill, because of some issues of implementation,
In this section we focus on the computational capability of the feedforward neural network model introduced in Section IV. We assume that each neuron takes a unit delay to compute and we consider only neural networks of polynomial size. We shall see how the product of two n-bit numbers and sorting of n n-bit numbers can be computed with only 4 and 5 unit delays, respectively. Since our construction of the "neural multiplier" generalizes a known technique of computing symmetric functions with a neural network, we first show how any symmetric function can be computed in two layers of neural networks In other words, a symmetric function depends only on the sum of input values. Using the same notation, let
The first layer of our network consists of neurons which compute the values yk, and yk,. In the second layer, the output neuron takes as inputs Yk,, )ik, and outputs sgn { c \ =~ (Yk, + Pk,) -1 ) . If E?=, X; $ {kl, * ' . , k,}, then Yk, = -pk, for allj = I , ' ' * ,/. Thus, E,=, (Yk, + pk,) = 0 and output = -1.
On the other hand, if Cy=, x, = k, for some k, E {kl, . . , = sgn {E:=, (Yk, + pk,) -11 = sgn (2 -11 = I . Hence our network correctly computes the desired symmetric function. Since the parity function is symmetric, it follows from the above results that parity can be computed in two layers of neural network, whereas it takes unbounded delay to compute parity in a logic circuit. Figure 1 illustrates a twolayer network for computing the parity function of three variables. Note that k , } , then yk, = pk, = I and Yk, = pk, for i # j. Thus, Output Parity (xl, x2, x,) = 1 iff number of x;s = 1 is odd iff x1 + x2 + x3 = -1 or 3.
On closer observation, it is evident that the above construction also holds for any Boolean function f(xl, . . . , x,) whose value only depends on a weighted sum of the variablesC:=l w, . 
B. Addition and Multiplication
Using the carry-look-ahead method, it was known that the sum of two n-bit numbers can be computed in a bounded-depth logic circuits of polynomial size with arbitraryfan-in. In fact, itwasshown in[4]thatatwo-layerneural network suffices. This result is based on ideas from harmonicanalysisof Boolean functionsand we refer interested readers to [4], [I51 for more details. Since the least significant bit of the sum is the EXCLUSIVE-OR function of the least significant bits of the two numbers, which i s not a linear threshold function, it follows that the sum cannot be computed usingonlyone 1ayer.Thusatwo-layer neural network is depth-optimal.
Whereas the sum of two n-bit numbers can be computed in bounded-depth logic circuits, the results in [IO] imply that the sum of n n-bit numbers cannot be computed with bounded delay. However, such computations can be done with bounded delay in a neural network. In the following, we first show how to compute the sum of n log n-bit numbers in two layers by generalizing the techniques of computing symmetric functions. Based on this technique, we thenshowhowtoreducethesumofnn-bit numbemtothat of two O(n)-bit numbers using two layers. The results in [4] implythat two more layers suffice tocompute the final sum. Afterwards we shall see how to combine the second and the third layers. Finally, we show how the product of two n-bit numbers can be reduced to the sum of n %-bit numbers using one more layer, so that altogether only four layers are needed to compute the product. Clearly, s is a polynomially bounded weighted sum of the variables z,, for I = 1, . . , n and = 1, . . , log n. Thus, each bit of the binary representation of the sum s can be regarded as a Boolean function that depends onlyon a polynomially bounded weighted sum of n x log n input variables. From the first remark given at the end of Section VI-A, any such function can be computed using 2 layers. where 0 5 2, < 2"gn. Note that in binary representation, say a block g,, is "odd" 6 t "even" if is odd or even, respectively. Let Sodd denote the sum of then numbers when the even blocks are set to zero and seven denote the sum when the odd blocks are set to zero. The sum of the original n numbers will be the sum of Sod, , and seven. We now show how to compute Sodd and seven in parallel using two layers.
2)
Observe that for each j = 0, . * . , N -1, the sum Y,, = X,logo 2 . * * XI, and L, = xf"-lx,"-z * -XI, log"' We n-1 n -1
and thus S/ can be represented in 2 log n bits. Observe that each 5, is the sum of n log n-bit numbers. It follows from the previous section that the binary representation of each S, can be computed with two layers. Now
Since Si can be represented in 2 log n bits, there is no overlapping in the binary representation between Therefore, wecan sum each odd blockS, in parallel with two layers and concatenate the resulting bits of 'each sum together to obtain Sodd. We can obtain seven in a similar fashion in parallel. To sum the two O(n)-bit numbers Sodd and seven, another two layers suffice [4].
3) Combining the Second and Third Layers: Recall the second remark given at the end of Section VI-A. Since each output of the second layer is equal to a linear combination of the outputs from the first layer, which only takes on values +I or -1, the sgn ( a . . ) in the second layer is not needed. Therefore we can directly feed the outputs from the first layer and take the linear combination as inputs to the third layer. As a result, the first three layers can be combined into two layers. So altogether only three layers are needed to compute the sum of n n-bit numbers.
A small numerical examplewill be helpful to illustratethe ideas. We take n = 16 and for simplicity, we only compute the sum of four 16-bit numbers. In Fig. 2 , each of the four binary numbers xl , x2, x3, x4 are partitioned into four blocks 
where A denotes the logic AND function. In other words,
Giventhetwon-bitinputbinarynumbersx = x n -l x n -2 -. . x o , y = y n -1 y n -2 . yo, thefirst layerof our multiplier network outputs the n 2n-bit binary numbers z, = z ,~~~~x ,~~~~ . . . z,, and then computes the sum in three more layers.
Thus the product of two n-bit numbers can be computed in four layers.
C. Sorting
Here we shall see how sorting of n n-bit numbers can be computed in a neural networkwith depth 5. The techniques are mainly based on the results in [2] . We assume that the input is a list of the n n-bit binary numbers and the output will be the same list sorted in nondecreasing order. A number which appears m times in the input list will be duplicated m times in the output list.
In sorting, the basic operation is the comparison of two numbers, i.e., given two n-bit binary numbers x = x,x,-, ... x,, y = y n y n -, * * yl, we want to compute whether x 2 y. It istemptingtoconcludethatcomparison can becomputed in a single layer since 
D. Extensions to Other Functions
It is natural to continue our study of neural networks on computation of more complicated arithmetic functions such as exponentation, division, and extraction of square roots. In fact, it can be shown that multiplication of n n-bit numbers and division of 2 n-bit numbers can also be computed by a constant-depth neural network. In [5], it was shown how multiplication of n n-bit numbers can be computed in logic circuits of O(log n ) depth, using the Chinese Remainder theorem. The basic idea of the construction is to hardwire in a polynomial size tableof discrete logarithms for some prime powers and then reduce the problem to one of iterated addition. On closer observation, it is not hard to see how this construction of O(log n) depth logic circuits can beadapted toaconstruction of aconstant-depth neural network. A presentation of such results would take us too far from the scope of this paper because of the necessary number-theoretic background. Moreover, the constant obtained by direct application of the algorithm in [5] will be too large for the resulting neural network to be considered shallow, and therefore the difference between log n and the constant in the delay is not significant unless the input numbers are astronomically large. These results are of theoretical importance, however, because they describe the fundamental difference in computation between neural networks and logic circuits. At this time, we are not able to reduce the constant to obtain a shallow neural network for division and multiple product. Below,we shall only indicate how division can be computed in constant-depth neural network, provided that exponentiation can be computed in constant delay. (See [5] for more details.)
Suppose we are given two n-bit binary numbers x, y, and we wish to compute the n-bit representation of Lxly] , i.e., thegreatest integer 5 xly. Weshall assume2 5 y < x. Since xIy is equal to the product of x and y -', it is enough to get a finite underapproximation 9-l of y -' with error <2-". Then in a constant-depth neural network, we can compute 9 = x * y-' with error < I and determine which one of the Let j 2 2 be an integer such that 2 j -l 5 y < 2'. Note that I s land we can express y -' as a series expansion L9J or L9J + 1 is Lx~YJ * I 1 -y 2
If we put then the difference between y-' and y-i is less than 2-".
Since the exponentiation (1 -y 2 -')I is a special case of multiple products, we can compute them in parallel with a constant-depth network from the previous remarks and compute the multiple sum as shown in Section V-B.
Since evaluation of the numerator and denominator of a rational function involves computing a sum of multiple products in constant depth, applying the numerator and denominator to the division network gives the value of the rational function. As a result, any rational function can be computed in constant delay by neural networks. In general, we can conclude that an analytic function which is well approximated by a truncated power series can be evaluated by a constant-depth neural network.
VII. CONCLUSION
We have introduced a restricted model of a neuron, which is more practical as a model of computation than the classical model. We define our model as afeedforward network of such neurons. We have shown how common arithmetic functions such as multiple addition, multiplication, and sorting can be computed by a polynomial-size shallow neural network with 3, 4, and 5 unit delays, respectively, whereas it was known that these functions cannot be computed in constant-depth logic circuits. Applying the results in [5], we also indicated how these results can be extended to more complicated functions such as multiple products, division, rational functions, and approximation of analytic functions.
A natural continuation of our study is to consider even morecomplicated functions such as indicator functions for graph connectivity, bipartite matching, and network flow, all of which have well-known polynomial time algorithms. Another direction of research is to obtain lower-bound results in order to obtain a depth-optimal neural network. In fact, it was shown in [I31 that computing the product of two n-bit numbers requires more than two layers, whereas our depth-4 multiplier network provides an upper bound of four layers. However, the well-known lower-bound techniques for unbounded fan-in logic circuits appear to break down completely in the case of neural networks, where the linear threshold elements are the basic processing units. Even though there are many candidate functions which appear not to be computable by a polynomial-size depth-3 neural network, at present no such function is explicitly proved to exist. It is of theoretical interest to note here that any function computable in a polynomial sizecon-1674 I stant-depth logiccircuitwith unbounded fan-in isalsocomputable in a depth-3 neural network of superpolynomialthat is, n o('ogn)(instead of exponential)-size [16]. Therefore, proving that our multiplication and sorting networks are depth-optimal will be a difficult task and new lower-bound techniques in circuit complexity for networks of linear threshold elements have to be developed.
The moral of our study is that circuits based on threshold elements could be extremely powerful. Of course, these hopes are based on the assumption that a linear threshold (n,) element can be implemented using analog devices whose unit cost is small. This would justify research in device technology to investigate the feasibility of building such elements with small cost.
